



**POLITECNICO**  
MILANO 1863

**I<sup>3</sup>N** *Innovative  
Integrated  
Instrumentation  
for Nanoscience*



High Resolution Electronic Measurements in Nano-Bio Science

# Instrumentation-on-chip

*The power of Silicon*


Giorgio Ferrari

Milano, June 2023


# OUTLOOK of the LESSON

- Low-level current measurements using CMOS amplifiers
- On-chip LIAs
- Examples of sensor-electronics codesign

# Integrated instruments



Keithley



Intan, RHA2000


CMOS integration is difficult:

- Long development time ( $\approx 1$  year)
- High cost of a prototype ( $\approx 10s\text{-}100sk\text{\euro}$ )  
(but low cost for large numbers)
- High flicker ( $1/f$ ) noise!
- No large RC for noise filtering!

An expert analog IC designer is required!

So, why make integrated instruments?


# Application Specific Integrated Circuit (ASIC)




Tailoring of the electronics for a specific application

# Improving the Signal-to-Noise ratio

## Current sensing



$$\overline{i_{eq}^2} \approx \frac{4kT}{R_F} + \overline{e_n^2} \omega^2 (C_{DUT} + C_{cable} + C_{amp})^2$$




$$C_{DUT} \ll 1 \text{ pF}$$

$$C_{cable} \approx 80 \text{ pF/m}$$

$$C_{amp} \approx 10 \text{ pF discrete comp. amp.}$$

# Improving the Signal-to-Noise ratio


## Current sensing



Amplified signal  
or Digital output

**Custom CMOS  
circuit**

Short connection, ideally  
without connector




$$\overline{i_{eq}^2} \approx \frac{4kT}{R_F} + \overline{e_n^2} \omega^2 (C_{DUT} + \text{C}_{\text{cable}} + C_{amp})^2$$

$<1\text{pF}$

# CMOS transimpedance amplifier

Integrated resistors value <  $\approx 1\text{M}\Omega$  !


(BW  $\approx 10\text{kHz}$ , noise  $\approx 13\text{pA}$ )





$$\overline{i_{eq}^2} \approx \frac{4kT}{R_F} + \overline{e_n^2} \omega^2 (C_{\text{DUT}} + C_{\text{cable}} + C_{\text{amp}})^2$$

Tailoring of transistor size:

$$\overline{e_n^2} = \frac{4kT}{\mu} \frac{\gamma L^2}{C_{\text{amp}}(V_G - V_T)}$$




# Integrator-differentiator scheme



- 0.35 $\mu$ m CMOS process
- Bandwidth: 80Hz – 5MHz
- 3  $fA/\sqrt{Hz}$


# DC-1MHz Current Amplifier



Current amplification by matched MOSFETs

G. Ferrari, et al., *Electron. Lett.* **45** (2009) 1278-1280

# Feedback stability and bidirectionality



$I_{in} > 0 \rightarrow$  n-MOS  
 $I_{in} < 0 \rightarrow$  p-MOS

nMOS-pMOS matching better than 1%  
(non-minimal transistor size)


$$\text{loop gain} \approx A_{OP}(s) \frac{g_m}{sC_{in}}$$



$C_1$  for feedback stability

$$\text{loop gain} \approx A_{OP}(s) \frac{C_1}{C_{in} + C_1}$$

# CMOS implementation




AMS  $0.35\mu m$ , Area =  $0.48mm^2$

Two stages:

$$99 \times 10 = 990 \text{ total gain}$$

$$V_{\text{supply}} = \pm 1.5V \quad I_{\text{bias}} = 20\text{mA}$$


→ battery



- Linearity error < 1%
- Current offset of 12fA
- femtoAmpere capability
- Bandwidth: DC – 1MHz


# Noise Spectra

$$\overline{i_{TOT}^2} \approx \frac{4kT}{R_F G^2} + 2qI_{IN} + \overline{e_n^2} \cdot (2\pi f)^2 \cdot (C_{IN} + C_1)^2$$






Equivalent to a  
**100GΩ** resistor!


Limited by the  
external  
transimpedance  
(100kΩ)




# Low-Noise Current Tracking



(b) 15fA rms & 0.5ms time resolution




# The chip as high sensitivity add-on



*Current-mode output*



*easy coupling to  
bench-top instruments*



# The chip as high sensitivity add-on

Spectrum of a 0.5pF capacitor without and with the preamplifier.


$V_{AC}=3\text{mV}$ ,  $T_m = 0.4\text{s}$ , Agilent precision LCR meter (E4980a)



Maximum impedance increased  
by two orders of magnitude!

# The LOCK-IN idea

Lesson of Sampietro



**Is it possible to integrate a lock-in amplifier into a single chip?**



Credited to Robert Dicke, founder of Princeton Applied Research (PAR) in the 1960's.

# Multiplier

$$\alpha \cos(\omega t + \varphi) \rightarrow \text{X} \rightarrow \frac{1}{2} \alpha \cos \varphi + \frac{1}{2} \alpha \cos(2\omega t + \varphi)$$

$\cos \omega t$

Analog active multiplier



- High 1/f noise of CMOS
- Operate with small signals




“Small” SNR

# Multiplier


$$\alpha \cos(\omega t + \varphi) \xrightarrow{\text{Multiplier}} \frac{1}{2} \alpha \cos \varphi + \frac{1}{2} \alpha \cos(2\omega t + \varphi)$$

## Analog active multiplier




Avoid if possible

## Digital multiplier




- + flexibility
  - high speed ADC
  - high speed DSP
- 
- Complexity
  - Power consumption
  - “Digital noise”
  - Trade-off on the CMOS tech.

# Passive multiplier



# Passive multiplier




Rail-to-rail multiplier

MOSFET operating as switch, no (low) dc current bias







reduction of the flicker noise

# Frequency analysis - signal






# Frequency analysis - noise




High frequency noise  $\rightarrow$  DC!


# Frequency analysis - noise



≈ noise of ideal multiplier




# Simple integrated LIA



1. Passive multiplier
2. Keep a low HF noise  
maximum SNR reduced to 20% respect to an ideal multiplier **OK**
3. Integrator: phase shift of  $90^\circ$ , easily compensated
4. Simple digital control of the multiplier
5. Used to limit the effect of  $1/f$  noise (chopper amplifier)

# A step further...

Smart Sensor System: sensor+electronics **co-design** and **co-packaging**



**single chip** combining sensor and electronics

- Light: CMOS imager
- Capacitance: fingerprint reader
- Temperature

- MEMS technology:
  - Magnetic field: compass
  - Force: accelerometer, gyroscope


Optimal sensor-electronics connection, multichannel

# Single chip Airborne PM Detector


## CMOS Particulate Matter detector:

- Compactness
- Low cost / mass production
- Scaled lithography for microelectrodes on chip
- Integrated electronics with **ZeptoFarad resolution**


See the lesson  
on differential  
measurements



P. Ciccarella, et al., IEEE JSSC 2016



# On-chip electrodes




# Interdigitated Electrodes

Sensitive area  $\sim 1\text{mm}^2$




Interdigitated  
structure


- $C_{el} = 15\text{pF}$
- $\Delta C = 700\text{zF}$  ( $1\mu\text{m}$ )




$$\frac{\Delta C_{el}}{C_{el}} = \frac{700\text{zF}}{15\text{pF}} \sim 0.050\text{ppm!}$$




Differential architecture  
Multichannel architecture



# Area-Resolution tradeoff




# Low pass filter





Noise of the RC filter:

$$\overline{N^2} = \int_0^{+\infty} \frac{4kTR}{|1 + \omega^2 R^2 C^2|} d\omega = \frac{kT}{C}$$

# Electrodes Mismatch Compensation




# DCC Characterization



- Input dynamic range <1fF
- Resistor-string DAC
- $LSB = 150aF$
- 15aF DNL (0.1LSB)
- Automatic calibration




# Measured Capacitive Noise






- 65zF rms Average Noise (BW = 40Hz)
- Noise  $\propto \sqrt{BW}$

# Exp. Results: PM Detection Examples

- Single talc particle deposition ( $\epsilon_r = 2.4$ )




5  $\mu\text{m}$



# A step further...

Smart Sensor System: sensor+electronics **co-design**




**single chip** combining sensor and electronics

- Light: CMOS imager
- Capacitance: fingerprint reader
- Temperature

- MEMS technology:
- Magnetic field: compass
  - Force: accelerometer, gyroscope


# CMOS biochip

2+1 major components in a CMOS biochip




Hassibi, SiNano 2012

- oxide
- corrosion ( $\text{Cl}^-$ )
- biocompatibility?




# CMOS biochip

2+1 major components in a CMOS biochip




Hassibi, SiNano 2012




Avoided if:  
- Voltage meas.  
- Impedance meas

U. Frey, MEMS 2007



# High-density MicroElectrode Array (MEA)


J. Dragas, V. Viswam, A. Shadmani, Y. Chen, R. Bounik, A. Stettler, M. Radivojevic, S. Geissler, M. E. J. Obien, J. Müller, and A. Hierlemann, "In Vitro Multi-Functional Microelectrode Array Featuring 59760 Electrodes, 2048 Electrophysiology Channels, Stimulation, Impedance Measurement, and Neurotransmitter Detection Channels," *IEEE J. Solid-State Circuits*, vol. 52, no. 6, pp. 1576–1590, 2017



## CMOS chip as active substrate for neural stimulation and recording

- X. Yuan, A. Hierlemann, and U. Frey, "Extracellular Recording of Entire Neural Networks Using a Dual-Mode Microelectrode Array With 19,584 Electrodes and High SNR," *IEEE J. Solid-State Circuits*, pp. 1–10, 2021
- D. Tsai, D. Sawyer, A. Bradd, R. Yuste, and K. L. Shepard, "A very large-scale microelectrode array for cellular-resolution electrophysiology," *Nat. Commun.*, vol. 8, no. 1, 2017
- C. Laborde, F. Pittino, H. A. Verhoeven, S. G. Lemay, L. Selmi, M. A. Jongsma, and F. P. Widdershoven, "Real-time imaging of microparticles and living cells with CMOS nanocapacitor arrays..," *Nat. Nanotechnol.*, vol. 10, no. 9, pp. 791–5, 2015.


# High-density MicroElectrode Array




- Electrical stimulation
- Action potential recording
- Neurotransmitter detection (fast scan voltammetry)
- Impedance Spectroscopy

M. Ballini, et al. *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2705–2719, 2014.


# High-density MicroElectrode Array



# High-density MicroElectrode Array





180nm CMOS technology + post processing



Chip: 12 x 8.9 mm<sup>2</sup>; sensing area: 2.43 x 4.48 mm<sup>2</sup>; power dissipation: 86mW

# High-density MicroElectrode Array



A. Hierlemann, *Tech. Dig. - Int. Electron Devices Meet. IEDM, 2016*

# Conclusions

- High sensitivity instruments on a chip are feasible
- They enable new applications thanks to:
  - Improved performance (noise and/or power and/or speed)
  - Multichannel capability
  - Compactness
  - Access to microelectronic technology (some post-processing could be required)
- Co-design of sensor and electronics: no general-purpose chip!